

GPU Teaching Kit

Accelerated Computing



Module 15 - Application Case Study – Advanced MRI Reconstruction Lecture 15.1 - Advanced MRI Reconstruction

Objective

- To learn how to apply parallel programming techniques to an application
 - Determining parallelism structure
 - Loop transformations
 - Memory layout considerations
 - Validation

Non-Cartiesian MRI Scan

$$\hat{m}(\mathbf{r}) = \sum_{j} W(\mathbf{k}_{j}) s(\mathbf{k}_{j}) e^{i2\pi \mathbf{k}_{j} \cdot \mathbf{r}}$$



Non-Cartesian Scan



Courtesy of Keith Thulborn and Ian Atkinson, Center for MR Research, University of Illinois at Chicago



An Iterative Solver Based Approach to Image Reconstruction




```
for (m = 0; m < M; m++) {
```

```
cArg = cos(expFhD);
sArg = sin(expFhD);
```

```
rFhD[n] += rMu[m]*cArg -
iMu[m]*sArg;
```

```
iFhD[n] += iMu[m]*cArg +
    rMu[m]*sArg;
```

```
(b) F^{H}D computation
```

```
rQ[n] +=phiMag[m]*cos(expQ);
iQ[n] +=phiMag[m]*sin(expQ);
```

```
(a) Q computation
```

}

First Version of the FHD Kernel.

```
_global___ void cmpFhD(float* rPhi, iPhi, rD, iD,
     kx, ky, kz, x, y, z, rMu, iMu, rFhD, iFhD, int N) {
int m = blockIdx.x * FHD THREADS PER BLOCK + threadIdx.x;
rMu[m] = rPhi[m]*rD[m] + iPhi[m]*iD[m];
iMu[m] = rPhi[m]*iD[m] - iPhi[m]*rD[m];
for (n = 0; n < N; n++) {
  float expFhD = 2*PI*(kx[m]*x[n] + ky[m]*y[n] + kz[m]*z[n]);
  float cArg = cos(expFhD); float sArg = sin(expFhD);
  rFhD[n] += rMu[m]*cArg - iMu[m]*sArg;
  iFhD[n] += iMu[m]*cArg + rMu[m]*sArg;
}
```

Loop Fission

```
for (m = 0; m < M; m++) {
  rMu[m] = rPhi[m]*rD[m] +
           iPhi[m]*iD[m];
  iMu[m] = rPhi[m]*iD[m] -
           iPhi[m]*rD[m];
  for (n = 0; n < N; n++) {
    expFhD = 2*PI*(kx[m]*x[n] +
                   ky[m]*y[n] +
                   kz[m]*z[n]);
    cArq = cos(expFhD);
    sArq = sin(expFhD);
    rFhD[n] += rMu[m]*cArq -
                iMu[m]*sArq;
    iFhD[n] += iMu[m]*cArg +
                rMu[m]*sArq;
}
         (a) F^{H}D computation
```

```
for (m = 0; m < M; m++) {
  rMu[m] = rPhi[m]*rD[m] +
           iPhi[m]*iD[m];
  iMu[m] = rPhi[m]*iD[m] -
           iPhi[m]*rD[m];
for (m = 0; m < M; m++) {
  for (n = 0; n < N; n++) {
    expFhD = 2*PI*(kx[m]*x[n] +
                   ky[m]*y[n] +
                   kz[m]*z[n]);
    cArq = cos(expFhD);
    sArg = sin(expFhD);
    rFhD[n] += rMu[m]*cArg -
                iMu[m]*sArq;
    iFhD[n] += iMu[m]*cArg +
                rMu[m]*sArq;
       (b) after loop fission
```

}

}

cmpMu Kernel

```
__global__ void cmpMu(float* rPhi, iPhi, rD, iD, rMu, iMu)
{
    int m = blockIdx.x * MU_THREAEDS_PER_BLOCK + threadIdx.x;
    rMu[m] = rPhi[m]*rD[m] + iPhi[m]*iD[m];
    iMu[m] = rPhi[m]*iD[m] - iPhi[m]*rD[m];
}
```

Second Option of the FHD Kernel

```
__global__ void cmpFhD(float* rPhi, iPhi, phiMag,
kx, ky, kz, x, y, z, rMu, iMu, int N) {
```

```
int m = blockIdx.x * FHD_THREADS_PER_BLOCK + threadIdx.x;
```

```
for (n = 0; n < N; n++) {
  float expFhD = 2*PI*(kx[m]*x[n]+ky[m]*y[n]+kz[m]*z[n]);</pre>
```

```
float cArg = cos(expFhD);
float sArg = sin(expFhD);
```

```
rFhD[n] += rMu[m]*cArg - iMu[m]*sArg;
iFhD[n] += iMu[m]*cArg + rMu[m]*sArg;
}
```

Loop Interchange of the FHD Computation

```
for (m = 0; m < M; m++) {
                                  for (n = 0; n < N; n++) {
  for (n = 0; n < N; n++) {
                                    for (m = 0; m < M; m++) {
    expFhD = 2*PI*(kx[m]*x[n] +
                                      expFhD = 2*PI*(kx[m]*x[n] +
                   ky[m]*y[n] +
                                                      ky[m]*y[n] +
                                                      kz[m]*z[n]);
                   kz[m]*z[n]);
    cArg = cos(expFhD);
                                      cArg = cos(expFhD);
    sArg = sin(expFhD);
                                      sArg = sin(expFhD);
    rFhD[n] += rMu[m]*cArq -
                                      rFhD[n] += rMu[m]*cArq -
                iMu[m]*sArg;
                                                   iMu[m]*sArq;
    iFhD[n] +=
                                      iFhD[n] +=
                iMu[m]*cArg +
                                                  iMu[m]*cArg +
                                                   rMu[m]*sArq;
                rMu[m]*sArq;
                                     }
   (a) before loop interchange
                                      (b) after loop interchange
```

Third Option of the FHD Kernel

```
__global__ void cmpFhD(float* rPhi, iPhi, phiMag,
kx, ky, kz, x, y, z, rMu, iMu, int M) {
```

int n = blockIdx.x * FHD_THREADS_PER_BLOCK + threadIdx.x;

```
for (m = 0; m < M; m++) {
  float expFhD = 2*PI*(kx[m]*x[n]+ky[m]*y[n]+kz[m]*z[n]);</pre>
```

```
float cArg = cos(expFhD);
float sArg = sin(expFhD);
```

```
rFhD[n] += rMu[m]*cArg - iMu[m]*sArg;
iFhD[n] += iMu[m]*cArg + rMu[m]*sArg;
```

```
Using Registers to Reduce Memory Accesses
 qlobal void cmpFhD(float* rPhi, iPhi, phiMaq,
      kx, ky, kz, x, y, z, rMu, iMu, int M)
 int n = blockIdx.x * FHD THREADS PER BLOCK + threadIdx.x;
 float xn_r = x[n]; float yn_r = y[n]; float zn_r = z[n];
 float rFhDn r = rFhD[n]; float iFhDn_r = iFhD[n];
 for (m = 0; m < M; m++) {
   float expFhD = 2*PI*(kx[m]*xn r+ky[m]*yn r+kz[m]*zn r);
   float cArq = cos(expFhD);
   float sArg = sin(expFhD);
   rFhDn_r += rMu[m]*cArg - iMu[m]*sArg;
   iFhDn r += iMu[m]*cArg + rMu[m]*sArg;
 }
 rFhD[n] = rFhD r; iFhD[n] = iFhD r;
}
```

Chunking k-space Data to Fit into Constant Memory

```
_constant__ float kx_c[CHUNK_SIZE],
                    ky_c[CHUNK_SIZE], kz c[CHUNK SIZE];
...
void main() {
  int i;
  for (i = 0; i < M/CHUNK_SIZE; i++);
    cudaMemcpyToSymbol(kx c,&kx[i*CHUNK SIZE],4*CHUNK SIZE,
                     cudaMemCpyHostToDevice);
    cudaMemcpyToSymbol(ky_c,&ky[i*CHUNK_SIZE],4*CHUNK_SIZE,
                     cudaMemCpyHostToDevice);
    cudaMemcpyToSymbol(ky_c,&ky[i*CHUNK_SIZE],4*CHUNK_SIZE,
                     cudaMemCpyHostToDevice);
    cmpFhD<<<FHD THREADS PER BLOCK, N/FHD THREADS PER BLOCK>>>
      (rPhi, iPhi, phiMag, x, y, z, rMu, iMu, CHUNK_SIZE);
  /* Need to call kernel one more time if M is not */
  /* perfect multiple of CHUNK SIZE */
```

Revised FHD Kernel – Constant Memory

__global___void cmpFhD(float* rPhi, iPhi, phiMag, x, y, z, rMu, iMu, int M) {

int n = blockIdx.x * FHD_THREADS_PER_BLOCK + threadIdx.x;

```
float xn_r = x[n]; float yn_r = y[n]; float zn_r = z[n];
float rFhDn_r = rFhD[n]; float iFhDn_r = iFhD[n];
```

```
float cArg = cos(expFhD);
float sArg = sin(expFhD);
rFhDn_r += rMu[m]*cArg - iMu[m]*sArg;
iFhDn_r += iMu[m]*cArg + rMu[m]*sArg;
}
rFhD[n] = rFhD_r; iFhD[n] = iFhD_r;
```

Constant Memory Layout Consideration

| | Scan Data |
|----------|-----------|
| kx[i] | kx |
| ky[i] | ky |
| Kz[i] | kz |
| (phi[i]) | phi |

Constant Memory

Scan Data



Constant Memory

(a) k-space data stored in separate arrays

(b) k-space data stored in an array whose elements are structs.

- Storing k-space samples in three separate arrays requires 3 cache lines for each warp
 - Interleaving x, y, z values of the same sample in the same array reduces the cache line requirement to 1 per warp

Host Code with Adjusted Constant Memory Layout

```
struct kdata {
   float x, float y, float z;
} k;
```

```
______constant____ struct kdata k_c[CHUNK_SIZE];
```

```
___ void main() {
```

```
int i;
```

}

•••

```
for (i = 0; i < M/CHUNK_SIZE; i++);
  cudaMemcpyToSymbol(k_c,k,12*CHUNK_SIZE,
     cudaMemcpyHostToDevice);</pre>
```

```
cmpFhD<<<FHD_THREADS_PER_BLOCK, N/FHD_THREADS_PER_BLOCK>>>
    (...);
```

Adjusted k-space data constant memory layout in the FHD kernel

```
__global__ void cmpFhD(float* rPhi, iPhi, phiMag,
x, y, z, rMu, iMu, int M) {
```

int n = blockIdx.x * FHD_THREADS_PER_BLOCK + threadIdx.x;

```
float xn_r = x[n]; float yn_r = y[n]; float zn_r = z[n];
float rFhDn_r = rFhD[n]; float iFhDn_r = iFhD[n];
```

```
for (m = 0; m < M; m++) {
  float expFhD = 2*PI*(k[m].x*xn_r+k[m].y*yn_r+k[m].z*zn_r);</pre>
```

```
float cArg = cos(expFhD);
float sArg = sin(expFhD);
```

```
rFhDn_r += rMu[m]*cArg - iMu[m]*sArg;
iFhDn_r += iMu[m]*cArg + rMu[m]*sArg;
}
rFhD[n] = rFhD_r; iFhD[n] = iFhD_r;
```

}

Using Hardware _____sin() and ____cos()

__global__ void cmpFhD(float* rPhi, iPhi, phiMag, x, y, z, rMu, iMu, int M) {

int n = blockIdx.x * FHD_THREADS_PER_BLOCK + threadIdx.x;

```
float xn_r = x[n]; float yn_r = y[n]; float zn_r = z[n];
float rFhDn_r = rFhD[n]; float iFhDn_r = iFhD[n];
```

```
for (m = 0; m < M; m++) {
  float expFhD = 2*PI*(k[m].x*xn_r+k[m].y*yn_r+k[m].z*zn_r);</pre>
```

```
float cArg = __cos(expFhD);
float sArg = __sin(expFhD);
```

```
rFhDn_r += rMu[m]*cArg - iMu[m]*sArg;
iFhDn_r += iMu[m]*cArg + rMu[m]*sArg;
}
rFhD[n] = rFhD_r; iFhD[n] = iFhD_r;
```

}

Validating Reconstructed Image Using Peak Signal-to-Noise Ratio

A.N. Netravali and B.G. Haskell, Digital Pictures: Representation, Compression, and Standards (2nd Ed), Plenum Press, New York, NY (1995).

$$MSE = \frac{1}{mn} \sum_{i} \sum_{j} (I(i, j) - I_0(i, j))^2 \qquad PSNR = 20 \log_{10}(\frac{\max(I_0(i, j))}{\sqrt{MSE}})$$

 I_0 is a known, "perfect" answer. This is typically done by creating k-space samples for a known image, producing a reconstructed image, and compare the two.



(1) True



(2) Gridded 41.7% error PSNR = 16.8 dB





(4) CPU.SP 12.0% error PSNR = 27.6 dB



(5) GPU.Base 12.1 % error PSNR = 27.6 dB



(6) GPU.RegAlloc 12.1 % error PSNR = 27.6 dB



(7) GPU.Coalesce 12.1 % error PSNR = 27.6 dB



(8) GPU.ConstMem 12.1% error PSNR = 27.6 dB



(9) GPU.FastTrig 12.1 % error PSNR = 27.5 dB

Title ???

Validation of floating-point precision and accuracy of the different

F^HD implementations.

(1) Is the known image answer(sometimes called a phantom image)

Note that all GPU optimized versions have comparable PSNR as (3) the CPU double-precision version

AS3 Comment from Joe Bungo - Should the slide have a title? Andrew Schuh, 3/12/2016

Component and Whole-Application Speedup

| | Q | | F ^H D | | Total | |
|--------------------------------|-----------------|-------------|------------------------------------|-----------|-------------------------|--------------------|
| Reconstruction | Run Time (m) | GFL OP | Run Time (m) | GFLO P | Linear Solver (m) | Recon. Time (m) |
| Gridding + FFT (CPU, DP) | N/A | N/A | N/A | N/A | N/A | 0.39 |
| LS (CPU, DP) | 4009.0 | 0.3 | 518.0 | 0.4 | 1.59 | 519.59 |
| LS (CPU, SP) | 2678.7 | 0.5 | 342.3 | 0.7 | 1.61 | 343.91 |
| LS (GPU, Naïve) | 260.2 | 5.1 | 41.0 | 5.4 | 1.65 | 42.65 |
| LS (GPU, CMem) | 72.0 | 18.6 | 9.8 | 22.8 | 1.57 | 11.37 |
| LS (GPU, CMem, SFU, Exp) | 7.5 357X |) 178. 9 | 1.5228X | 144.5 | 1.69 | 3.19 108X |



GPU Teaching Kit

Accelerated Computing





The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the <u>Creative Commons Attribution-NonCommercial 4.0 International License.</u>